Έμβλημα Πολυτεχνείου Κρήτης με τίτλο Σχολή Ηλεκτρολόγων Μηχανικών & Μηχανικών Υπολογιστών
Η Σχολή ΗΜΜΥ στο Facebook  Η Σχολή ΗΜΜΥ στο Youtube

SIGLE NEWS - DO NOT DELETE

29 Jan 2026 - "Algorithms and Machine Learning Techniques for Τiming Αnalysis of Integrated Circuits" by Dr. Dimitrios Garyfallou

29 Jan 2026, 12:00 Athens time, 145Π58

 

Who

Dr. Dimitrios Garyfallou

 

When

29 Jan 2026, 12:00 Athens time, Science Building 145Π58
 

Title

Algorithms and Machine Learning Techniques for Τiming Αnalysis of Integrated Circuits

 

Abstract

Timing analysis is a crucial verification method for the design and optimization of integrated circuits (ICs), serving as the cornerstone of the final signoff that determines whether a chip is ready for fabrication. Over the past few decades, the relentless push for high-performance and energy-efficient circuits has been driven by aggressive technology scaling, which enabled the integration of a vast number of devices on a single die but also introduced new challenges for timing analysis. In nanometer technologies, highly resistive interconnects have an increasing impact on timing, signals no longer resemble smooth saturated ramps, while gate-interconnect interdependencies are stronger. At the same time, manufacturing process variations have become significantly more pronounced, calling for sophisticated techniques to reduce uncertainty in timing estimation. In addition, higher operating frequencies and process-induced variations have increased the likelihood of Multiple Input Switching (MIS) effects, threatening timing integrity, energy efficiency, and overall circuit reliability. From another perspective, the timing guardbands enforced to protect circuits from variation-induced timing errors are often overly pessimistic, as they are estimated under rare worst-case conditions, leaving extensive dynamic timing margins unexploited. This talk presents recent methodologies and machine learning techniques for accurate and efficient timing analysis in advanced technology nodes, addressing key aspects such as standard cell characterization, gate and interconnect timing estimation, timing analysis under process variation, and dynamic timing analysis.


About the Speaker

Dimitrios Garyfallou is a Postdoctoral Researcher and Adjunct Lecturer at the Department of Electrical and Computer Engineering of the University of Thessaly, Greece. He received his Diploma, M.Sc., and Ph.D. from the same department in 2014, 2015, and 2021, respectively. His research focuses on algorithms and machine learning techniques for electronic design automation (EDA), with emphasis on timing and power analysis, circuit reliability, and large-scale simulation. He was a Research Assistant at the Center for Research and Technology - Hellas (CERTH) in 2015 and a Visiting Research Associate at Queen’s University Belfast, U.K., in 2017 and 2019. Dimitrios has authored over 27 articles in international journals and conferences, received two best paper award nominations, served on technical and organizing committees of international conferences, and reviewed for leading journals. He has participated in 15 EU, national, and industry-funded research projects and founded an EDA startup. Dr. Garyfallou has received M.Sc. and Ph.D. fellowships from the Center of Research, Innovation, and Excellence (CRIE) of the University of Thessaly, the HiPEAC collaboration grant in 2017, and the first place-award in the ACM TAU 2020 and 2021 timing analysis ontests.

© Σχολή Ηλεκτρολόγων Μηχανικών & Μηχανικών Υπολογιστών 2014
Πολυτεχνείο Κρήτης