

SCHOOL OF ELECTRICAL & COMPUTER ENGINEERING

ECE Colloquium Spring 2021

16 Apr. 2021

Memristor-based *in-Memory* Logic Design Methodologies

Ioannis VOURKAS

Assistant Professor Dept. of Electronic Engineering Universidad Técnica Federico Santa María Valparaíso, Chile



Speaker



UNIVERSIDAD TECNICA FEDERICO SANTA MARIA



Short CV



Education

- 2010 Ph.D. degree from the Dept. of Electrical & Computer Eng. of
 to the Democritus University of Thrace (DUTh) in Greece
 2014
- 2003 M. Eng. (Diploma) degree from the Dept. of Electrical & to
 2008 Computer Eng. of the Democritus University of Thrace (DUTh)
 in Greece

Recent Professional Experience

11/2018 to Adjunct Researcher with the Data Analytics & Artificial Intelligence Group of the

- Advanced Center of Electrical & Electronic Engineering (AC3E) in Valparaíso, Chile.
- 08/2017 to Assistant Professor with the Dept. of Electronic Eng. of the Universidad Técnica
 - **Federico Santa María (UTFSM)** in Valparaíso, Chile
- 11/2015 to Post-doctoral Researcher with the Dept. of Electrical Eng. of the Pontificia
 07/2017 Universidad Católica de Chile (PUC) in Santiago, Chile

Research Interests

Resistive switching devices (memristors), **unconventional** & **neuromorphic computing**, software and HW aspects of **parallel computational** (bio-inspired) **circuits and systems**.



First stop in Chile...





• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



Departamento de Ingeniería Eléctrica





Why?



CONICYT FONDECYT 3160042/2016 CLeArMeNu: "Memristive Neural Computing & Learning Architectures"





• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium





UNIVERSIDAD TECNICA FEDERICO SANTA MARIA





• Dr. Ioanr







021 • 6

Research Work Highlights



Outline

Introduction to memristors

- The memristor as the forth fundamental circuit element
- Device types & most important properties
- Modeling of memristors

Memristor-based logic

- Motivation for in-memory logic with memristors
- Logic styles based on conditional switching of memristors
- Details of ratioed logic style robust to device variability

Experimental work with commercial memristors

- Related industry examples
- Ad-hoc instrumentation tools and basic circuit topologies
- Examples of measured device behavior
- Opportunities for collaboration

• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



Outline

Introduction to memristors

- The memristor as the forth fundamental circuit element
- Device types & most important properties
- Modeling of memristors

Memristor-based logic

- Motivation for in memory logic with memristors
- Logic styles based on conditional switching of memristors
- Details of ratioed logic style robust to device variability

Experimental work with commercial memristors

- Related industry examples
- Ad-hoc instrumentation tools and basic circuit topologies
- Examples of measured device behavior
- Opportunities for collaboration
- Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



The Memristor in brief

MEMory ResISTOR – MEMRISTOR

- Originally postulated by <u>Leon Chua in 1971</u>
- Ever since the presentation of <u>the "TiO₂"</u> <u>memristor</u> and its <u>connection with Chua's theory</u> made by <u>HP Labs in 2008</u> (the first RS devices were known from the 60s), it has drawn great attention by both academia and industry
- <u>To date</u>, memristor represents a technology breakthrough which creates new opportunities for realization of innovative circuits
- **Applications**: Non-volatile memory, adaptive circuits, signal processing, Logic/computing, ...









The 4th Element

The **ideal memristor** was first introduced as a 2-terminal circuit element that linked the remaining pair of the four basic circuit variables

Later in 1976 it was generalized to the class of **memristive devices**

Defined via a state-dependent Ohm's Law :

Current-controlled Memristor	Voltage-controlled Memristor
v = R(x)i	i = G(x)v
$\frac{dx}{dt} = f(x,i)$	$\frac{dx}{dt} = g(x, v)$

State-vector $x = (x_1, x_2, ..., x_n)$ has $n \ge 1$ components x_1 , x_2 , ..., x_n called *state-variables*, which represent internal physical parameters of a specific device





The missing Memristor Found!

D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, 2008





Memristor Device Types & Properties

Commonly observed *i-v* types



G. Sassine et al., "Interfacial versus filamentary resistive switching in TiO2 and HfO2 devices," J. Vac. Sci. Technol. vol. B34 (012202), 2016

• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



Memristor Device Types & Properties



G. Sassine et al., "Interfacial versus filamentary resistive switching in TiO2 and HfO2 devices," J. Vac. Sci. Technol. vol. B34 (012202), 2016



Memristor Device Types & Properties





First Model by HP



More precise Models

This model is based on the phenomenon of *quantum tunneling*

i = G(w, v)v

and

$$\dot{w} = f(w, i).$$

off switching
$$(i > 0)$$
:
 $\dot{w} = f_{\text{off}} \sinh\left(\frac{i}{i_{\text{off}}}\right) \exp\left[-\exp\left(\frac{w - a_{\text{off}}}{w_c} - \frac{|i|}{b}\right) - \frac{w}{w_c}\right]$

and the fitting parameters $f_{\text{off}}=3.5\pm1 \ \mu\text{m/s}$, $i_{\text{off}}=115\pm4 \ \mu\text{A}$, $a_{\text{off}}=1.20\pm0.02 \ \text{nm}$, $b=500\pm70 \ \mu\text{A}$, and $w_c=107\pm4 \ \text{pm}$;

on switching (i<0):

$$\dot{w} = f_{\text{on}} \sinh\left(\frac{i}{i_{\text{on}}}\right) \exp\left[-\exp\left(-\frac{w-a_{\text{on}}}{w_c} - \frac{|i|}{b}\right) - \frac{w}{w_c}\right]$$

and the fitting parameters $f_{on}=40\pm10 \ \mu m/s$, $i_{on}=8.9\pm0.3 \ \mu A$, $a_{on}=1.80\pm0.01 \text{ nm}$, $b=500\pm90 \ \mu A$, and $w_c=107\pm3 \text{ pm}$

M. D. Pickett *et al.*, "Switching dynamics in titanium dioxide memristive devices," *J. Appl. Phys.*, vol. 106, no. 074508, pp. 1–6, 2009



Terminology & Assumptions for memristor operation





Outline

Introduction to memristors

- The memristor as the forth fundamental circuit element
- Device types & most important properties
- Modeling of memristors

Memristor-based logic

- Motivation for in-memory logic with memristors
- Logic styles based on conditional switching of memristors
- Details of ratioed logic style robust to device variability

Experimental work with commercial memristors

- Related industry examples
- Ad-hoc instrumentation tools and basic circuit topologies
- Examples of measured device behavior
- Opportunities for collaboration
- Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



Motivation for in Memory Logic

• To build more powerful & energy-efficient computers, we need to **transition to novel architectures** where memory and processing are better collocated.





- The idea would be to build computing units where memory and processing co-exist
- "In-memory computation" can be performed with the **applied voltages driving the memristive logic circuits**, implemented directly in the cross-point cells.

• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



Motivation for in Memory Logic

• To build more powerful & energy-efficient computers, we need to **transition to novel architectures** where memory and processing are better collocated.





- The idea would be to build computing units where memory and processing co-exist
- "In-memory computation" can be performed with the **applied voltages driving the memristive logic circuits**, implemented directly in the cross-point cells.

• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



Motivation for in Memory Logic



"Memory devices and applications for in-memory computing," Nat. Nanotechnol., vol. 15, pp. 529–544, 2020

• "In-memory computation" can be performed with the **applied voltages driving the memristive logic circuits**, implemented directly in the cross-point cells.

• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



Potential of a Computational Memory

- A key attribute of brain-inspired computing is the co-location of memory and processing.
- To realize computation exactly at the place where the data are stored.
- One arithmetic operation that can be realized is **matrix-vector multiplication**.
 - The elements of **A should be mapped linearly to the conductance** values of memristors
 - The **x values** are encoded into the **amplitudes of voltages** applied along the rows.
 - The resulting **currents** along the columns will be **proportional to the result b**.

Matrix-vector multiplication can be performed with O(1) complexity

• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium

J. Appl. Phys. 124, 111101 (2018)





Modeling Collective Switching Behavior

A positive/negative voltage applied to the top terminal with respect to the **bottom terminal** (denoted by the **black thick line**) always tends to **decrease/increase** the memristance.



Memristors with opposite polarities present reversed (flipped) *i–v* characteristic

The *threshold*-based response of memristors resembles that of two-state switches, "allowing" (i.e. being more conductive) or "preventing" (i.e. being less conductive) the current flow in a circuit branch

Simultaneously biased memristors when arranged in a **complementary** manner will be changing their states in a **reciprocal way**





MRL : Memristor Ratio-ed Logic



Main properties

- It relies on memristors in series with opposite polarity (voltage divider)
- The output node is the common node
- Memristive AND/OR logic gates
- CMOS NOT gate is required for signal inversion and restoration

Circuit design limitations

• Inputs & output are voltage signals

Memristors do not hold data

S. Kvatinsky, N. Wald, G. Satat, A. Kolodny, U. C. Weiser and E. G. Friedman, "MRL - Memristor Ratioed Logic," 2012 *Int. Workshop on Cellular Nanoscale Netw. and Appl. (CNNA)*, Turin, Italy, Aug. 29 – 31

• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



Another Ratio-ed Logic Scheme



I. Vourkas and G. Ch. Sirakoulis, "Emerging Memristor-based Logic Circuit Design Approaches: A Review," *IEEE Circ. and Syst. Mag*, vol. 16, no. 3 (3rd quarter), pp. 15-30, 2016

• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



Memristive CMOS-like Circuit Operation



Conditionally Switching Logic: Examples



(a) Circuit schematic of a two-input (a) NOR , (b) OR , (c) NAND , (d) AND , and (e) a NOT (CRS) MAGIC logic gate

S. Kvatinsky, et al., "MAGIC: Memristor aided LoGIC," IEEE Trans. Circuits Syst. II, vol. 61, no. 11, pp. 895–899, 2014

• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium

Memristor as Driver (MAD)



MAD implementation for OR, XOR, NOT, and COPY gates.

L. Guckert, *et al.*, "MAD Gates—Memristor Logic Design Using Driver Circuitry," *IEEE Trans. Circuits Syst. II*, vol. 64, no. 2, pp. 171–175, 2017



Conditionally Switching Logic: MAGIC



• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



Conditionally Switching Logic: MAGIC







• Correctness of the logic computations is degraded in the presence of device variability

Z. Jiang, H. Li, J. H. Engel, S. Yu, and X. Guan, "Stanford-PKU RRAM Model v2.0.0," [Online]. Available: <u>https://nano.stanford.edu/stanfordrram-model</u>

M Escudero, *et al.*, "Memristive logic in crossbar memory arrays: Variabilityaware design for higher reliability," *IEEE Trans. Nanotechnol.* 18, 635-646, 2019



16 Apr. 2021 • 30

Ratioed combinational circuit design

a *solution* for memristive *in-memory* computing



C. Fernandez, and I. Vourkas, "ReRAM-based Ratioed Combinational Circuit Design: a Solution for in-Memory Computing," 2020 Int. Conf. on Modern Circuits and Syst. Technol. (MOCAST), Bremen, Germany, Sept. 07-09



Ratioed combinational circuit design A design highly robust against memristor device variability V_{DD} V_{DD} V_{DD} V_{DD}



Histograms of Vout for NORn after the evaluation of 1000 operations for each possible input combination



Ratioed combinational circuit design Details of the underlying ReRAM architecture

- We assume a memristor-transistor (1T-1R) ReRAM hardware structure
- We designed the peripheral circuitry of the controller for such a 1T-1R computational memory supporting ratioed logic



- a) Simplified memory driving circuitry shown for one crossbar array row (wordline).
- b) Extension for a *n×m* crossbar array. Example shows pulsing for two parallel NOR2 computations



Logic circuit simulated in LTSPICE 1-bit Full Adder implemented in *chained* NOR logic

A **decomposed FA** in a multi-level circuit comprising two Half Adders (HA)



1-BIT FULL ADDER COMPUTING STEPS FOR RATIOED LOGIC

Step	Operation	M1	M2	M3	M4	M5
0	INIT	A	В			Cin
1	$(M1)NOR(M2) \rightarrow M3$	Α	В	<i>H</i> 1		Cin
2	$NOT(M1) \rightarrow M1$	Ā	В	<i>H</i> 1		Cin
3	$NOT(M2) \rightarrow M2$	Ā	Ē	<i>H</i> 1		Cin
4	$(M1)NOR(M2) \to M4$			<i>H</i> 1	<i>C</i> 1	Cin
5	$(M3)NOR(M4) \to M1$	<i>S</i> 1			C1	Cin
6	$COPY(M5) \to M2$	<i>S</i> 1	Cin		<u>C1</u>	
7	$COPY(M4) \rightarrow M5$	<i>S</i> 1	Cin			<i>C</i> 1
8	$(M1)NOR(M2) \rightarrow M3$	<i>S</i> 1	Cin	H2		<i>C</i> 1
9	$NOT(M1) \rightarrow M1$	$\overline{S1}$	Cin	H2		<i>C</i> 1
10	$NOT(M2) \rightarrow M2$	$\overline{S1}$	Cin	H2		<i>C</i> 1
11	$(M1)NOR(M2) \rightarrow M4$			H2	<i>C</i> 2	<i>C</i> 1
12	$(M3)NOR(M4) \rightarrow M1$	Sum Out			C2	<i>C</i> 1
13	$NOT((M4)NOR(M5)) \rightarrow M2$	Sum Out	Carry Out			

C. Fernandez, and I. Vourkas, "ReRAM-based Ratioed Combinational Circuit Design: a Solution for in-Memory Computing," 2020 Int. Conf. on Modern Circuits and Syst. Technol. (MOCAST), Bremen, Germany, Sept. 07-09

• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



Synthesis for ReRAM Computing spatio-temporal properties of the multi-level logic operations



Outline

Introduction to memristors

- The memristor as the forth fundamental circuit element
- Device types & most important properties
- Modeling of memristors

Memristor-based logic

- Motivation for in memory logic with memristors
- Logic styles based on conditional switching of memristors
- Details of ratioed logic style robust to device variability

Experimental work with commercial memristors

- Related industry examples
- Ad-hoc instrumentation tools and basic circuit topologies
- Examples of measured device behavior
- Opportunities for collaboration

• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



Related Industry chasing the AI space

Cressbar

Applications V Technology V

y 🗸 🛛 Products 🗸

News & Events 🗸 🔹 Resources

About Us 🗸

中文

CONTACT & SUPPORT

000





IP Licensing

Crossbar RRAM technology is available as non-volatile, low latency, low power embedded memory IP blocks.

3D RRAM

Crossbar RRAM low latency, high-density memory chips are in the works and hold the promise of how storage will be redefined.



Consumer Electronics



Enterprise Storage



Industrial/Auto/Medical



Internet of Things



Mobile Computing

Wearables



16 Apr. 2021 • 37

Related Industry chasing the AI space

Reconfigurable In-Memory Computing Chips



31 Jul 2019 | 12:00 GMT



First Programmable Memristor Computer

Michigan team builds memristors atop standard CMOS logic to demo a system that can do a variety of edge computing AI tasks





Speaking of *devices* commercially available

KNOWM MEMRISTORS - W, CR, SN



Physical Differences

- > Doping Material in Active Chalcogenide Layer
- Phase Transition Temperature (>250 degrees Celsius)

Electrical Differences

- Switching Speed
- ➤ Endurance
- ➤ Data Retention
- ➤ On and Off Resistance States
- Incremental "Nudging" Sensitivity







16 Apr. 2021 • 39

Speaking of equipment



Using our imagination and perseverance, we can realize measurements using instrumentation solutions that cost a fraction of the cost of gold-standard equipment... and without the constraints of a Lab!

J. Gomez, et al., "Experimental Measurements on Resistive Switching Devices: Gaining Hands-on Experience," 2018 Int. Conf. on Modern Circuits and Syst. Technol. (MOCAST), Thessaloniki, Greece,



• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium





More Tools developed for Memristors



Create our own ad-hoc Tools

balancing cost with performance & utility

Generic block-level description

Top view of the board



"On the development of MCU-based ad hoc HW interface circuitry for memristor characterization," 2020 *IEEE Eur. Conf. on Circuit Theory and Design (ECCTD)*, Sofia, Bulgaria, 7-10 Sept.

• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



Highlighted parts

- 1. 5V voltage source
- 2. USB mini port
- 3. analog potentiometers
- 4. PIC MCU chip
- **5**. ICSP connector
- 6. status LEDs

7. TS464CPT opamp for current measurement



8. ADG1604 MUXes
9. TS464CPT opamp for signal conditioning and voltage measurement
10. Zero-Insert-Force (ZIF) socket for DIP16 memristor chips



• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



AC3E

HA UMRRA IN SULEM



• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium



Such simple ideas could have impact on industrial solutions



 Transimpedance topology as described in DOI:10.1109/ACCESS.2019.2915100 (CONF2) https://ieeexplore.ieee.org/abstract/document/8708254

- Bridge programming as described in DOI:10.1080/00207217.2019.1692371 (CONF3) https://doi.org/10.1080/00207217.2019.1692371
- Antiserial configuration allowed on 4 memristors
- Precise onboard measurement of Memristor's Voltage & Current
- Memristors & CONF/APP mode selection by Waveforms interface (AD2)

https://www.conceptualise.be/



Opportunities for Collaboration

- Artificial Neural Networks built with memristors
- Development of Instrumentation tools for memristor devices
- Unconventional & in-memory Computing Architectures
- Programmable and/or adaptive analog circuits with memristors
- Memristive sensors

"Anyone who has never made a mistake, has never tried anything new." – Einstein





Technical University of Crete SCHOOL OF ELECTRICAL & COMPUTER ENGINEERING

Thank you All for your kind attention!

Questions ?

loannis VOURKAS ioannis.vourkas@usm.cl

http://www.electronica.usm.cl/personas/ya-somos-parte/academicos/ficha/ioannis-vourkas/

• Dr. Ioannis Vourkas @ TUC On-line ECE Colloquium

